Rijn/TempleOS-Rijn
1
1 Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases Wiki Activity
Files
2d2a65d5728eb72f1c659225f7e5b0a90f289dda
TempleOS-Rijn/TempleOS/Compiler/OptPass4.CPP
T
Terry A. Davis 2d2a65d572 TempleOSTS_131005.ISO
2018-09-08 21:45:52 +02:00

728 lines
18 KiB
C++
Raw Blame History

Bool OptIC4(CIntermediateCode *tempi)
{
I64 i,ty,pt,ty1,pt1;
CIntermediateCode *tempil1,*tempil2;
if (tempi->ic_opcode<IC_IMM_U64) return FALSE;
tempil1=tempi;
if (!(tempil2=OptLag1(tempil1)))
return FALSE;
if (tempil2->r.type&TY_MASK==TY_STK &&
!(tempil2->ic_flags&ICF_PUSH_RESULT)) {
if (tempil1->ic_opcode==IC_ADD_CONST &&
tempil1->p1.type&TY_MASK==TY_STK) {
if ((tempil2->ic_opcode==IC_REG ||
tempil2->ic_opcode==IC_MOV) &&
tempil2->p1.type&TY_MASK==TY_REG) {
i=tempil1->ic_data;
if (MIN_I32<=i<=MAX_I32 &&
!Bt(&non_ptr_vars_mask,tempil2->p1.reg)) {
tempil1->ic_flags|=tempil2->ic_flags&ICG_NO_CVT_MASK;
tempil1->ic_opcode=IC_LEA;
tempil1->p1.type=TY_DISP+tempil1->p1.type&IT_MASK;
tempil1->p1.reg=tempil2->p1.reg;
tempil1->p1.disp=i;
OptSetNOP1(tempil2);
return TRUE;
}
} else if (tempil2->ic_opcode==IC_SHL_CONST &&
tempil2->p1.type&TY_MASK==TY_REG) {
i=tempil1->ic_data;
if (MIN_I32<=i<=MAX_I32 &&
tempil2->p1.reg!=CREG_RSP &&
1<=tempil2->ic_data<=3) {
tempil1->ic_flags|=tempil2->ic_flags&ICG_NO_CVT_MASK;
tempil1->ic_opcode=IC_LEA;
tempil1->p1.type=TY_SIB+tempil1->p1.type&IT_MASK;
tempil1->p1.reg=tempil2->p1.reg<<8+CREG_NONE;
if (tempil2->ic_data==1)
tempil1->p1.reg|=0x4000;
else if (tempil2->ic_data==2)
tempil1->p1.reg|=0x8000;
else
tempil1->p1.reg|=0xC000;
tempil1->p1.disp=i;
OptSetNOP1(tempil2);
return TRUE;
}
}
}
if (tempil2->ic_opcode==IC_MOV ||
tempil2->ic_opcode==IC_REG) {
if (tempil1->p2.type&TY_MASK==TY_STK) {
if (tempil2->ic_flags & ICF_R_TO_INT) {
if (tempil2->p1.type&TY_MASK==TY_IMM)
tempil2->p1.disp=tempil2->p1.disp(F64);
else
tempil1->ic_flags|=ICF_P2_TO_INT;
} else if (tempil2->ic_flags&ICF_R_TO_F64) {
if (tempil2->p1.type&TY_MASK==TY_IMM)
tempil2->p1.disp(F64)=tempil2->p1.disp;
else
tempil1->ic_flags|=ICF_P2_TO_F64;
}
ty=tempil1->p2.type&IT_MASK;
ty1=tempil2->p1.type&IT_MASK;
if (ty1 && ty1<ty)
ty=ty1;
ty1=tempil2->r.type&IT_MASK;
if (ty1 && ty1<ty)
ty=ty1;
tempil1->p2.type=tempil2->p1.type&TY_MASK+ty;
pt=tempil1->p2.ptype;
pt1=tempil2->p1.ptype;
if (pt1 && pt1<pt && pt!=IT_F64)
pt=pt1;
pt1=tempil2->r.ptype;
if (pt1 && pt1<pt && pt!=IT_F64)
pt=pt1;
tempil1->p2.ptype=pt;
tempil1->p2.reg=tempil2->p1.reg;
tempil1->p2.disp=tempil2->p1.disp;
tempil1->ic_flags|=tempil2->ic_flags&ICG_NO_CVT_MASK;
OptSetNOP2(tempil2);
return TRUE;
}
if (tempil1->p1.type&TY_MASK==TY_STK) {
if (tempil2->ic_flags & ICF_R_TO_INT) {
if (tempil2->p1.type&TY_MASK==TY_IMM)
tempil2->p1.disp=tempil2->p1.disp(F64);
else
tempil1->ic_flags|=ICF_P1_TO_INT;
} else if (tempil2->ic_flags&ICF_R_TO_F64) {
if (tempil2->p1.type&TY_MASK==TY_IMM) {
if (tempil2->p1.type&1) //signed/unsigned
tempil2->p1.disp(F64)=tempil2->p1.disp(U64);
else
tempil2->p1.disp(F64)=tempil2->p1.disp(I64);
} else
tempil1->ic_flags|=ICF_P1_TO_F64;
}
ty=tempil1->p1.type&IT_MASK;
ty1=tempil2->p1.type&IT_MASK;
if (ty1 && ty1<ty)
ty=ty1;
ty1=tempil2->r.type&IT_MASK;
if (ty1 && ty1<ty)
ty=ty1;
tempil1->p1.type=tempil2->p1.type&TY_MASK+ty;
pt=tempil1->p1.ptype;
pt1=tempil2->p1.ptype;
if (pt1 && pt1<pt && pt!=IT_F64)
pt=pt1;
pt1=tempil2->r.ptype;
if (pt1 && pt1<pt && pt!=IT_F64)
pt=pt1;
tempil1->p1.ptype=pt;
tempil1->p1.reg=tempil2->p1.reg;
tempil1->p1.disp=tempil2->p1.disp;
tempil1->ic_flags|=tempil2->ic_flags&ICG_NO_CVT_MASK;
OptSetNOP2(tempil2);
return TRUE;
}
}
if (tempil1->ic_opcode==IC_DEREF) {
if (tempil2->ic_opcode==IC_ADD_CONST &&
tempil2->p1.type&TY_MASK==TY_REG &&
tempil1->p1.type&TY_MASK==TY_STK) {
i=tempil2->ic_data;
if (MIN_I32<=i<=MAX_I32 &&
!Bt(&non_ptr_vars_mask,tempil2->p1.reg)) {
tempil1->ic_flags|=tempil2->ic_flags;
tempil1->ic_opcode=IC_MOV;
tempil1->p1.type=TY_DISP+tempil1->p1.ptype;
tempil1->p1.reg=tempil2->p1.reg;
tempil1->p1.disp=i;
OptSetNOP2(tempil2,-1);
return TRUE;
}
}
if (tempil2->ic_opcode==IC_LEA &&
tempil1->p1.type&TY_MASK==TY_STK) {
tempil1->ic_flags|=tempil2->ic_flags;
tempil1->ic_opcode=IC_MOV;
tempil1->p1.type=tempil2->p1.type&TY_MASK+tempil1->p1.ptype;
tempil1->p1.reg=tempil2->p1.reg;
tempil1->p1.disp=tempil2->p1.disp;
OptSetNOP1(tempil2);
return TRUE;
}
}
}
if (tempil1->ic_opcode==IC_DEREF) {
if (tempil1->p1.type&TY_MASK==TY_REG) {
tempil1->p1.type=TY_DISP+tempil1->p1.ptype;
tempil1->p1.disp=0;
tempil1->ic_opcode=IC_MOV;
return TRUE;
}
}
return FALSE;
}
U0 OptPass4(CLex *lx,COptReg *register_offsets,I64 *_type)
{
CHashClass *tempc,*tempc1,*tempc2,*tempc3;
CIntermediateCode *tempi,*tempi1,*tempi2,*tempi3,*tempil1,*tempil2,*tempil3;
I64 code,i;
Bool dead_code=FALSE;
CLexCodeMisc *lb;
CPrsStk *ps=MAlloc(sizeof(CPrsStk));
ps->ptr=0;
ps->ptr2=0;
if (_type)
*_type=IT_I64;
tempi=lx->lcc.lcc_root.next;
while (code=tempi->ic_opcode) {
if (dead_code&&code!=IC_LABEL)
OptSetNOP1(tempi);
else {
tempc=tempi->ic_class;
tempi1=tempi2=tempi3=&opt_nop;
if (tempil1=OptLag2(tempi)) {
if (tempil2=OptLag2(tempil1)) {
if (!(tempil3=OptLag2(tempil2)))
tempil3=&opt_nop;
} else
tempil2=tempil3=&opt_nop;
} else
tempil1=tempil2=tempil3=&opt_nop;
nobound_switch (cmp_arg_cnt[code]) {
case 9:
ps->ptr-=tempi->ic_data>>3;
break;
case 3:
tempi3=PrsPop(ps);
tempc3=tempi3->ic_class;
case 2:
tempi2=PrsPop(ps);
tempc2=tempi2->ic_class;
case 1:
tempi1=PrsPop(ps);
tempc1=tempi1->ic_class;
break;
case 0: //nobound_switch
break;
}
nobound_switch (code) {
case IC_IMM_U64:
case IC_TYPE:
tempi->p1.type=TY_IMM+IT_I64;
tempi->p1.disp=tempi->ic_data;
tempi->ic_opcode=IC_MOV;
break;
case IC_IMM_F64:
tempi->p1.type=TY_IMM+IT_I64;
tempi->p1.disp=tempi->ic_data;
tempi->p1.ptype=IT_F64;
tempi->ic_opcode=IC_MOV;
break;
case IC_STR_CONST:
case IC_FS:
case IC_GS:
case IC_MOV_FS:
case IC_MOV_GS:
case IC_RIP:
case IC_RBP:
case IC_REG:
case IC_COM:
case IC_HOLYC_TYPECAST:
case IC_NOT:
case IC_UNARY_MINUS:
case IC_PUSH_CMP:
break;
case IC_MOV:
if (tempi->p1.type&TY_MASK==TY_DISP &&
tempi->p1.reg==CREG_RBP) {
i=CmpOffset2Reg(tempi->p1.disp,register_offsets);
if (i>=0) {
tempi->p1.type=TY_REG+tempi->p1.type&IT_MASK;
tempi->p1.reg=i;
tempi->p1.disp=0;
}
}
break;
case IC_DEREF:
if (tempi1->ic_opcode==IC_LEA) {
if (tempi1->p1.type&TY_MASK==TY_DISP &&
tempi1->p1.reg==CREG_RBP) {
i=CmpOffset2Reg(tempi1->p1.disp,register_offsets);
if (i>=0) {
tempi->ic_flags|=tempi1->ic_flags;
tempi->ic_opcode=IC_REG;
tempi->p1.type=TY_REG+tempi->p1.type&IT_MASK;
tempi->p1.reg=i;
tempi->p1.disp=0;
OptSetNOP1(tempi1);
}
}
} else if ((tempi1->ic_opcode==IC_ABS_ADDR ||
tempi1->ic_opcode==IC_MOV &&
tempi1->p1.type==TY_IMM+IT_I64 &&
0<=tempi1->p1.disp<=MAX_I32) &&
!(tempi1->ic_flags&ICF_NO_RIP)) {
if (tempi1->ic_opcode==IC_ABS_ADDR)
tempi->p1.disp=tempi1->ic_data;
else
tempi->p1.disp=tempi1->p1.disp;
tempi->ic_flags|=tempi1->ic_flags;
tempi->ic_opcode=IC_MOV;
tempi->p1.type=TY_RIP_DISP32+tempi->p1.ptype;
tempi->p1.reg=CREG_RIP;
OptSetNOP1(tempi1);
}
break;
case IC_BR_MM_ZERO:
case IC_BR_MM_NOT_ZERO:
//(branch ++ to zero is unlikely)
case IC_DEREF_PP:
case IC_DEREF_MM:
case IC__PP:
case IC__MM:
case IC_PP_:
case IC_MM_:
if (tempi1->ic_opcode==IC_LEA) {
if (tempi1->p1.type&TY_MASK==TY_DISP &&
tempi1->p1.reg==CREG_RBP) {
i=CmpOffset2Reg(tempi1->p1.disp,register_offsets);
if (i>=0) {
tempi->ic_flags|=tempi1->ic_flags;
tempi->p1.type=TY_REG+tempi->p1.type&IT_MASK;
tempi->p1.reg=i;
tempi->p1.disp=0;
tempi->ic_flags|=ICF_NOT_ADDR;
OptSetNOP2(tempi1);
} else
goto lea_gone;
} else {
lea_gone:
tempi->ic_flags|=tempi1->ic_flags;
tempi->p1.type=tempi1->p1.type;
tempi->p1.reg=tempi1->p1.reg;
tempi->p1.disp=tempi1->p1.disp;
tempi->ic_flags|=ICF_NOT_ADDR;
OptSetNOP2(tempi1);
}
} else if ((tempi1->ic_opcode==IC_ABS_ADDR ||
tempi1->ic_opcode==IC_MOV &&
tempi1->p1.type==TY_IMM+IT_I64 &&
0<=tempi1->p1.disp<=MAX_I32) &&
!(tempi1->ic_flags&ICF_NO_RIP)) {
tempi->ic_flags|=tempi1->ic_flags;
if (tempi1->ic_opcode==IC_ABS_ADDR)
tempi->p1.disp=tempi1->ic_data;
else
tempi->p1.disp=tempi1->p1.disp;
tempi->p1.type=TY_RIP_DISP32+tempi->p1.ptype;
tempi->p1.reg=CREG_RIP;
tempi->ic_flags|=ICF_NOT_ADDR;
OptSetNOP1(tempi1);
}
break;
case IC_ADD:
if (tempi1->ic_opcode==IC_MOV && tempi1->p1.type==TY_REG+IT_I64 ||
tempi1->ic_opcode==IC_REG) {
if (tempi2->ic_opcode==IC_MOV && tempi2->p1.type==TY_REG+IT_I64 ||
tempi2->ic_opcode==IC_REG) {
if (tempi2->p1.reg!=CREG_RSP) {
tempi->p1.disp=0;
tempi->p1.reg=tempi1->p1.reg+tempi2->p1.reg<<8;
goto sib;
} else if (tempi1->p1.reg!=CREG_RSP) {
tempi->p1.disp=0;
tempi->p1.reg=tempi2->p1.reg+tempi1->p1.reg<<8;
sib:
tempi->ic_flags|=(tempi1->ic_flags|tempi2->ic_flags)&ICG_NO_CVT_MASK;
OptSetNOP2(tempi1);
OptSetNOP1(tempi2);
tempi->ic_opcode=IC_LEA;
tempi->p1.type=TY_SIB+IT_I64;
tempi->p1.ptype=IT_I64;
tempi->p2.type=TY_NULL+tempi->p2.type&IT_MASK;
}
} else if (tempi2->ic_opcode==IC_SHL_CONST && tempi2->p1.type==TY_REG+IT_I64 &&
tempi2->ic_data<=3) {
if (tempi2->p1.reg!=CREG_RSP) {
tempi->p1.disp=0;
tempi->p1.reg=tempi1->p1.reg+tempi2->p1.reg<<8;
if (tempi2->ic_data==1)
tempi->p1.reg|=0x4000;
else if (tempi2->ic_data==2)
tempi->p1.reg|=0x8000;
else
tempi->p1.reg|=0xC000;
goto sib;
}
}
} else if (tempi1->ic_opcode==IC_LEA && tempi1->p1.type&TY_MASK==TY_DISP) {
if (tempi1->p1.reg==CREG_RBP && CmpOffset2Reg(tempi1->p1.disp,register_offsets)>=0)
break;
if (tempi2->ic_opcode==IC_MOV && tempi2->p1.type==TY_REG+IT_I64 ||
tempi2->ic_opcode==IC_REG) {
if (tempi2->p1.reg!=CREG_RSP) {
tempi->p1.disp=tempi1->p1.disp;
tempi->p1.reg=tempi1->p1.reg+tempi2->p1.reg<<8;
goto sib;
} else if (tempi1->p1.reg!=CREG_RSP) {
tempi->p1.disp=tempi1->p1.disp;
tempi->p1.reg=tempi2->p1.reg+tempi1->p1.reg<<8;
goto sib;
}
} else if (tempi2->ic_opcode==IC_SHL_CONST && tempi2->p1.type==TY_REG+IT_I64 &&
tempi2->ic_data<=3) {
if (tempi2->p1.reg!=CREG_RSP) {
tempi->p1.disp=tempi1->p1.disp;
tempi->p1.reg=tempi1->p1.reg+tempi2->p1.reg<<8;
if (tempi2->ic_data==1)
tempi->p1.reg|=0x4000;
else if (tempi2->ic_data==2)
tempi->p1.reg|=0x8000;
else
tempi->p1.reg|=0xC000;
goto sib;
}
}
}
break;
case IC_SHL_CONST:
case IC_LEA:
case IC_SHR_CONST:
case IC_POWER:
case IC_SHL:
case IC_SHR:
case IC_MUL:
case IC_DIV:
case IC_MOD:
case IC_AND:
case IC_OR:
case IC_XOR:
case IC_SUB:
case IC_EQUAL_EQUAL:
case IC_NOT_EQUAL:
case IC_LESS:
case IC_GREATER:
case IC_LESS_EQUAL:
case IC_GREATER_EQUAL:
case IC_AND_AND:
case IC_OR_OR:
case IC_XOR_XOR:
break;
case IC_ASSIGN_PP:
case IC_ASSIGN_MM:
//this val was stashed during pass012 for pointer arithmetic
tempi->ic_class2=tempi->t.class2;
case IC_ASSIGN:
case IC_SHL_EQUAL:
case IC_SHR_EQUAL:
case IC_MUL_EQUAL:
case IC_DIV_EQUAL:
case IC_MOD_EQUAL:
case IC_AND_EQUAL:
case IC_OR_EQUAL:
case IC_XOR_EQUAL:
case IC_ADD_EQUAL:
case IC_SUB_EQUAL:
if (tempi1->ic_opcode==IC_LEA) {
if (TY_DISP<=tempi1->p1.type&TY_MASK<=TY_SIB) {
if (tempi1->p1.type&TY_MASK==TY_DISP && tempi1->p1.reg==CREG_RBP) {
i=CmpOffset2Reg(tempi1->p1.disp,register_offsets);
if (i>=0) {
tempi->ic_flags|=tempi1->ic_flags;
tempi->p1.type=TY_REG+tempi->p1.type&IT_MASK;
tempi->p1.reg=i;
tempi->p1.disp=0;
OptSetNOP2(tempi1);
} else {
tempi->ic_flags|=tempi1->ic_flags;
tempi->p1.type=TY_DISP+tempi->p1.type&IT_MASK;
tempi->p1.reg=CREG_RBP;
tempi->p1.disp=tempi1->p1.disp;
OptSetNOP2(tempi1);
}
} else {
tempi->p1.type=tempi1->p1.type&TY_MASK+tempi->p1.type&IT_MASK;
tempi->ic_flags|=tempi1->ic_flags;
tempi->p1.reg=tempi1->p1.reg;
tempi->p1.disp=tempi1->p1.disp;
OptSetNOP2(tempi1);
}
tempi->ic_flags|=ICF_NOT_ADDR;
}
} else if ((tempi1->ic_opcode==IC_ABS_ADDR ||
tempi1->ic_opcode==IC_MOV &&
tempi1->p1.type==TY_IMM+IT_I64 &&
0<=tempi1->p1.disp<=MAX_I32) &&
!(tempi1->ic_flags&ICF_NO_RIP)) {
tempi->ic_flags|=tempi1->ic_flags;
if (tempi1->ic_opcode==IC_ABS_ADDR)
tempi->p1.disp=tempi1->ic_data;
else
tempi->p1.disp=tempi1->p1.disp;
tempi->p1.type=TY_RIP_DISP32+tempi->p1.type&IT_MASK;
tempi->p1.reg=CREG_RIP;
tempi->ic_flags|=ICF_NOT_ADDR;
OptSetNOP2(tempi1);
}
break;
case IC_ADD_CONST:
case IC_SUB_CONST:
case IC_ENTER:
case IC_ADD_RSP:
case IC_ADD_RSP1:
case IC_CALL:
case IC_CALL_INDIRECT:
case IC_CALL_INDIRECT2:
case IC_CALL_EXTERN:
case IC_CALL_IMPORT:
case IC_CLI:
case IC_STI:
case IC_HLT:
case IC_PUSHFD:
case IC_POPFD:
case IC_PUSH:
case IC_POP:
case IC_CLD:
case IC_STD:
case IC_INVLPG:
case IC_CLFLUSH:
case IC_PAUSE:
case IC_GET_RFLAGS:
case IC_CARRY:
case IC_RDTSC:
case IC_HPET:
case IC_SET_RFLAGS:
case IC_GET_RBP:
case IC_SET_RBP:
case IC_GET_RSP:
case IC_GET_RAX:
case IC_SET_RSP:
case IC_SET_RAX:
break;
case IC_RETURN_VAL:
case IC_RETURN_VAL2:
if (!tempi->ic_class) {
if (_type) {
tempil1=tempi;
while (tempil1=OptLag1(tempil1))
if (tempil1->ic_class) {
if (tempil1->ic_flags & ICF_R_TO_F64)
*_type=IT_F64;
else if (tempil1->ic_flags & ICF_R_TO_INT)
*_type=IT_I64;
else
*_type=tempil1->ic_class->sub_type;
break;
}
}
tempi->ic_class=sys_internal_types[IT_I64];
} else if (_type)
*_type=tempi->ic_class->sub_type;
break;
case IC_GET_LABEL:
case IC_ABS_ADDR:
case IC_HEAP_GLBL:
case IC_ADDR_IMPORT:
case IC_BSF:
case IC_BSR:
case IC_PREEMPT:
case IC_SIGN_I64:
case IC_TOUPPER:
case IC_TO_I64:
case IC_TO_F64:
case IC_TO_BOOL:
case IC_SQR:
case IC_ABS:
case IC_SQRT:
case IC_SIN:
case IC_COS:
case IC_TAN:
case IC_ATAN:
case IC_ABS_I64:
case IC_MIN_I64:
case IC_MAX_I64:
case IC_MIN_U64:
case IC_MAX_U64:
case IC_MOD_U64:
case IC_SQR_I64:
case IC_SQR_U64:
case IC_SWAP_U8:
case IC_SWAP_U16:
case IC_SWAP_U32:
case IC_SWAP_U64:
case IC_QUE_INIT:
case IC_QUE_INS:
case IC_QUE_INS_REV:
case IC_QUE_REM:
case IC_IN_U32:
case IC_IN_U16:
case IC_IN_U8:
case IC_STRLEN:
case IC_OUT_U32:
case IC_OUT_U16:
case IC_OUT_U8:
case IC_NOBOUND_SWITCH:
case IC_SWITCH:
case IC_RET:
case IC_END:
case IC_ADDR:
case IC_IRQ:
case IC_NOP1:
case IC_CALL_START:
case IC_LEAVE:
case IC_PUSH_REGS:
case IC_POP_REGS:
case IC_ASM:
case IC_BR_AND_NOT_ZERO:
case IC_BR_AND_ZERO:
break;
case IC_BR_BT:
case IC_BR_BTS:
case IC_BR_BTR:
case IC_BR_BTC:
case IC_BR_NOT_BT:
case IC_BR_NOT_BTS:
case IC_BR_NOT_BTR:
case IC_BR_NOT_BTC:
case IC_BR_LBTS:
case IC_BR_LBTR:
case IC_BR_LBTC:
case IC_BR_NOT_LBTS:
case IC_BR_NOT_LBTR:
case IC_BR_NOT_LBTC:
case IC_BT:
case IC_BTS:
case IC_BTR:
case IC_BTC:
case IC_LBTS:
case IC_LBTR:
case IC_LBTC:
if (!(tempi->ic_flags&ICF_NOT_ADDR)) {
if (tempi2->ic_opcode==IC_ADDR) {
if (tempi2->p1.type&TY_MASK==TY_STK &&
tempi2->r.type&TY_MASK==TY_STK) {
if (!(tempil2=OptLag1(tempi2)) ||
tempil2->ic_opcode!=IC_ABS_ADDR &&
!(tempil2->ic_opcode==IC_MOV &&
tempil2->p1.type==TY_IMM+IT_I64 &&
0<=tempil2->p1.disp<=MAX_I32) ||
tempil2->ic_flags&ICF_NO_RIP)
tempil2=NULL;
else {
if (tempil2->ic_opcode==IC_ABS_ADDR)
tempi->p2.disp=tempil2->ic_data;
else
tempi->p2.disp=tempil2->p1.disp;
}
} else {
if (tempi2->p1.type==TY_IMM+IT_I64 &&
0<=tempi2->p1.disp<=MAX_I32 &&
!(tempi2->ic_flags&ICF_NO_RIP)) {
tempil2=tempi2;
tempi2=NULL;
tempi->p2.disp=tempil2->p1.disp;
} else
tempil2=NULL;
}
if (tempil2) {
if (tempi2) {
tempi->ic_flags|=tempi2->ic_flags;
OptSetNOP1(tempi2);
}
tempi->ic_flags|=tempil2->ic_flags|ICF_NOT_ADDR;
tempi->p2.type=TY_RIP_DISP32+tempi->p2.type&IT_MASK;
tempi->p2.reg=CREG_RIP;
OptSetNOP1(tempil2);
}
} else if (tempi2->ic_opcode==IC_MOV &&
tempi2->r.type&TY_MASK==TY_STK &&
tempi2->p1.type==TY_IMM+IT_I64 &&
0<=tempi2->p1.disp<=MAX_I32 &&
!(tempi2->ic_flags&ICF_NO_RIP)) {
tempi->p2.disp=tempi2->p1.disp;
tempi->ic_flags|=tempi2->ic_flags|ICF_NOT_ADDR;
tempi->p2.type=TY_RIP_DISP32+tempi->p2.type&IT_MASK;
tempi->p2.reg=CREG_RIP;
OptSetNOP1(tempi2);
}
}
break;
case IC_BR_NOT_EQUAL2:
case IC_BR_EQUAL_EQUAL2:
case IC_BR_GREATER_EQUAL2:
case IC_BR_LESS_EQUAL2:
case IC_BR_GREATER2:
case IC_BR_LESS2:
case IC_BR_ZERO:
case IC_BR_NOT_ZERO:
case IC_BR_NOT_EQUAL:
case IC_BR_EQUAL_EQUAL:
case IC_BR_GREATER_EQUAL:
case IC_BR_LESS_EQUAL:
case IC_BR_GREATER:
case IC_BR_LESS:
lb=tempi->ic_data;
if (tempi->ic_flags&ICF_PUSH_CMP) {
lb->flags|=CMF_POP_CMP;
lb->fwd=NULL;
}
break;
case IC_LABEL:
lb=tempi->ic_data;
if (lb->flags&CMF_USED)
dead_code=FALSE;
break;
case IC_JMP:
dead_code=TRUE;
break;
case IC_NOP2:
ps->ptr+=tempi->ic_data;
break;
case IC_CALL_END2:
break;
case IC_CALL_END:
case IC_END_EXP:
if (tempi->p1.type&TY_MASK==TY_STK) {
if (tempil1->r.type&TY_MASK==TY_STK &&
!(tempil1->ic_flags&ICF_PUSH_RESULT)) {
tempi->p1.type=TY_REG+tempi->p1.type&IT_MASK;
tempi->p1.reg=CREG_RAX;
tempi->p1.disp=0;
tempil1->r.type=TY_REG+tempil1->r.type&IT_MASK;
tempil1->r.reg=CREG_RAX;
tempil1->r.disp=0;
}
}
break;
default:
"Pass:%d Missing IC handler\n",lx->pass;
ICPut(tempi);
LexExcept(lx,"ST_OPT_INTERNAL_ERROR");
}
while (OptIC4(tempi));
code=tempi->ic_opcode;
if (cmp_result_cnt[code])
PrsPush(ps,tempi);
}
tempi=tempi->next;
}
if (ps->ptr>2) {
"Pass:%d Stk:%08X\n",lx->pass,ps->ptr;
LexExcept(lx,"ST_OPT_INTERNAL_ERROR");
}
Free(ps);
}
Reference in new issue View Git Blame Copy Permalink